- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296691 > NHI-1598ET/883 (NATIONAL HYBRID INC) 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CPGA69 PDF資料下載
參數(shù)資料
| 型號： | NHI-1598ET/883 |
| 廠商： | NATIONAL HYBRID INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CPGA69 |
| 封裝： | 1.100 X 1.100 INCH, CERAMIC, PLUG IN, PGA-69 |
| 文件頁數(shù)： | 30/89頁 |
| 文件大?。?/td> | 569K |
| 代理商： | NHI-1598ET/883 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
-
35
RTCENA
Bits: 14,0
Real Time Clock Time Tag Message Oprions. The Time_ Tag_ Transmit option will cause the first
two transmitted words of the associated Transmit Command to contain the time tag, MSW first.
TIME TAG MODE
14
0
NO TIME TAG ON MESSAGES
0
NO TIME TAG ON MESSAGES
0
1
TIME TAG MESSAGES; DON’T TRANSMIT TIME TAG WITH TRANSMIT
COMMAND
1
0
TIME TAG MESSAGES; TRANSMIT TIME TAG WITH TRANSMIT
COMMAND
1
Note: If the No Time Tag option is used, data words occupy the time tag positions.
4.3.4
RT DATA TABLE BUFFERING SCHEME
Since the host and the NHi_ ET can access data tables asynchronously, data integrity must be
ensured by a suitable buffering scheme. The method employed by the ET assumes that there are
two pointer tables; one specifies data tables accessed by the ET and the other tables accessed
by the host. The host's pointer table can reside anywhere in its memory space since it is never
accessed by the ET. Data buffers are switched by the host exchanging pointers as explained
below.
4.3.4.1
RT RAM ACCESS
When the ET wants to read or write to a data table, it fetches the corresponding data table pointer
from its pointer table. It then sets the LOCK bit in the data table's TAG WORD to 1 and proceeds
with the update. At the completion of the update, the ET sets the LOCK bit to 0 and also sets the
UPDATE bit in the TAG WORD to 1 if it wrote to the data table or 0 if it read the data table. If the
condition of the UPDATE bit at the start of the ET access indicates that the host has not read
from or written to the data table since the last ET access to that table, the ET sets the OVRWRT
bit in the TAG WORD to 1 to tell the host stale data has been transmitted by the ET or data has
been overwritten by the ET.
Since the ET may fetch a data table pointer while the host is in the process of exchanging the
corresponding pointers, there is a possibility that the ET's pointer will point to the table used by
the host. In order to avoid this potential conflict, the host should check the LOCK bit in its data
table tag word AFTER exchanging the pointers but BEFORE reading the data. If LOCK= 1, the
host should wait until the protocol chip sets LOCK= 0.
NOTE: The LOCK bit is ALWAYS set in the TAG WORD of the data table accessed by the ET,
irrespective of when the pointers are exchanged by the host. This is guaranteed because the ET
reads the data table's pointer and sets the LOCK bit in the TAG WORD using a read - read -
modify - write sequence which cannot be interrupted by the host (i. e., read POINTER - read TAG
WORD - modify LOCK bit - write back TAG WORD with LOCK bit modified).
4.3.4.2
HOST RAM ACCESS
RECEIVE DATA TABLE
When the host wants to read the data in a RECEIVE data table, it FIRST EXCHANGES the
pointer in its pointer table with the corresponding pointer in the ET's table. Then, the host reads
the LOCK bit in the TAG WORD. If the LOCK bit is 0, the host proceeds with its access. If,
however, the LOCK bit is 1, this informs the host that the ET is accessing that data table. The
host should then delay its access until the LOCK bit has been set to 0 by the ET. When the host
finishes accessing the RECEIVE data table, it should clear the UPD bit in the data table's TAG
WORD to 0. This will tell the ET the host has taken the data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NJG1145UA2 | 90 MHz - 2150 MHz RF/MICROWAVE WIDE BAND LOW POWER AMPLIFIER |
| NJG1515AVB2 | RF/MICROWAVE TRANSFER SWITCH |
| NJG1667MD7 | 1000 MHz - 2500 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 0.8 dB INSERTION LOSS |
| NJU6319DC | 6.25 MHz, OTHER CLOCK GENERATOR, UUC6 |
| NJU6338BE | 17.5 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NHI21PKZ0 | 制造商:EATON MOELLER 功能描述:Contactor 制造商:EATON MOELLER 功能描述:CONTACTOR; Contact Configuration:3PST-2NO / SPST-NC; IP / NEMA Rating:IP20; No. of Poles:3 ;RoHS Compliant: Yes |
| NHI21-PKZ0 | 制造商:Moeller Electric Corporation 功能描述:Auxiliary Switch Nhi-Pkz0 |
| NHI21-PKZO | 制造商:EATON MOELLER 功能描述:CONTACT BLOCK 2NO+1NC |
| NHI350AM2 S LJ3S | 制造商:Intel 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps/1000Mbps 3.3V 256-Pin BGA 制造商:Intel 功能描述:POWERVILLE, ETHERNET CONTROLLER I350-AM2 - Trays |
| NHI350AM2 S LJ3S | 制造商:Intel 功能描述:Ethernet ICs Controller IEEE 10/ 100/1000 Mbps BGA256 |
發(fā)布緊急采購，3分鐘左右您將得到回復。