- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359240 > MV1820FCG (Zarlink Semiconductor Inc.) Video Programme Delivery Control Interface Circuit PDF資料下載
參數(shù)資料
| 型號： | MV1820FCG |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Video Programme Delivery Control Interface Circuit |
| 中文描述： | 視頻節(jié)目傳送控制接口電路 |
| 文件頁數(shù)： | 4/9頁 |
| 文件大?。?/td> | 313K |
| 代理商： | MV1820FCG |
MV1820
3
ELECTRICAL CHARACTERISTICS (continued)
These characteristics are guaranteed over the following conditions (unless otherwise stated)
T
amb
= 0 to 70C, V
DD
= 5V
±
10%
I2C bus
SCL, SDA Schmitt inputs
Input voltage Low
Input voltage High
Output voltage Low
SCL clock frequency
DAV data available
Output voltage low
RESET Schmitt input
Input voltage Low
Input voltage High
Input current Low
Input current High
NOTE
Input voltage low and input voltage high for EXT/INT, AS and XTI are as specified for DATA I/O.
11, 13
11
1
0
3.5
0
V
DD
-1.0
-22
-10
0.1
100
0.2
-50
1.5
V
DD
0.4
1000
0.4
0.8
V
DD
-220
+10
V
V
V
kHz
V
V
V
μ
A
μ
A
Not clamped when V
DD
= 0V
I
OL
= 3.0mA
100k (nom) pull-up resistor
I
OH
= 2.4mA
100k (nom) pull-up resistor
V
IN
= V
SS
V
IN
= V
DD
Characteristic
Pin
Min
Typ
Max
Value
Units
Conditions
AS
XTO
XTI
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Pin Name and Description
Active Low Reset.
Includes a 100k
pull - up resistor
Control Pin for SYNC I/O and DATA I/O.
Includes a 100k
pull - down resistor.
When low or not connected, internal SYNC and DATA are used, pins 9 and 10 are
outputs. When high, supply SYNC and DATA from an external source, pins 9 and
10 are inputs.
Black level capacitor.
White level capacitor.
Input for composite video signal with negative going syncs
Ground 0 volts.
Time constant resistor.
Controlling discharge rate of black and white level
capacitor voltages.
Address select for I
2
C bus.
[0010 0001] with AS set high, or [0010 0011] with AS
set low. Includes 100k
pull - down resistor.
Data input/output.
Sync input/output.
I
2
C bus serial clock.
Positive supply voltage +5V
±
10%
I
2
C bus bi-directional data port.
Active low open drain output data available signal to microprocessor.
Includes 100k
pull - up resistor
Crystal out,
27.75MHz fundamental crystal with on-chip 1M
resistor to XTI.
Crystal input.
DATA I/O
SYNC I/O
SCL
VDD
SDA
DAV
PIN DESCRIPTION
Symbol
RESET
EXT/INT
BLC
WLC
VIDEO
GND
TCR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MV1821 | VIDEO CASSETTE RECORDER PDC AND VPS INTERFACE CIRCUIT |
| MV1822 | PDC VPS AND TIME RECEIVER |
| MV1822IGDPAS | PDC VPS AND TIME RECEIVER |
| MV1822IGMPEE | PDC VPS AND TIME RECEIVER |
| MV1822IGMPES | PDC VPS AND TIME RECEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MV1820FCGDPAS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| MV1820FCGMPES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| MV1820FDPAS | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Video Programme Delivery Control Interface Circuit |
| MV1820FMPES | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Video Programme Delivery Control Interface Circuit |
| MV1820MPES | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Video Programme Delivery Control Interface Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。