- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90820AL1 (ZARLINK SEMICONDUCTOR INC) Large Digital Switch PDF資料下載
參數(shù)資料
| 型號： | MT90820AL1 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 路由/交換 |
| 英文描述： | Large Digital Switch |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PQFP100 |
| 封裝： | 14 X 20 MM, 2.80 MM HEIGHT, LEAD FREE, MO-112CC-1, MQFP-100 |
| 文件頁數(shù)： | 14/37頁 |
| 文件大?。?/td> | 573K |
| 代理商： | MT90820AL1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
MT90820
Data Sheet
14
Zarlink Semiconductor Inc.
Table 6 - Control (CR) Register Bits
Table 7 - Valid Address Lines for Different Bit Rates
3 - 0
STA3-0
Stream Address Bits
. The binary value expressed by these bits refers to the input or output
data stream, which corresponds to the subsection of memory made accessible for subsequent
operations. (STA3 = MSB, STA0 = LSB)
Input/Output
Data Rate
Valid Address Lines
2.048 Mb/s
A4, A3, A2, A1, A0
4.096 Mb/s
A5, A4, A3, A2, A1, A0
8.192 Mb/s
A6, A5, A4 A3, A2, A1, A0
Bit
Name
Description
15-10
Unused
Must be zero for normal operation.
9-5
BPD4-0
Block Programming Data.
These bits carry the value to be loaded into the connection
memory block whenever the memory block programming feature is activated. After the MBP
bit in the control register is set to 1 and the BPE bit is set to 1, the contents of the bits BPD4- 0
are loaded into bit 15 to bit 11 of the connection memory. Bit 10 to bit 0 of the connection
memory are set to 0.
4
BPE
Begin Block programming Enable.
A zero to one transition of this bit enables the memory
block programming function. The BPE and BPD4-0 bits in the IMS register have to be defined
in the same write operation. Once the BPE bit is set high, the device requires two frames to
complete the block programming. After the programming function has finished, the BPE bit
returns to zero to indicate the operation is completed. When the BPE = 1, the BPE or MBP can
be set to 0 to abort the programming operation.
When BPE = 1, the other bits in the IMS register must not be changed for two frames to ensure
proper operation.
Bit
Name
Description
Read/Write Address:
Reset Value:
00
H
,
0000
H
.
7
6
5
4
3
2
1
0
8
9
10
11
12
13
STA0
STA1
STA2
STA3
14
15
MS
MBP
0
0
0
0
0
0
0
0
0
0
Read/Write Address:
Reset Value:
01
H
,
0000
H
.
7
6
5
4
3
2
1
0
8
9
10
11
12
13
DR0
DR1
BPD
1
BPD
2
BPD
3
0
14
15
BPD
0
0
BPD
4
BPE
OSB
SFE
0
0
0
0
相關PDF資料 |
PDF描述 |
|---|---|
| MT90823AL1 | 3V Large Digital Switch |
| MT90823 | 3V Large Digital Switch |
| MT90823AB | 3V Large Digital Switch |
| MT90823AG | 3V Large Digital Switch |
| MT90823AL | 3V Large Digital Switch |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT90820AP | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Large Digital Switch |
| MT90820AP1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Large Digital Switch |
| MT90820APR | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2K X 2K/1K X 1K/512 X 512 5V 84PLCC - Tape and Reel |
| MT90820APR1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Large Digital Switch |
| MT90823 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3V Large Digital Switch |
發(fā)布緊急采購，3分鐘左右您將得到回復。