
MT9072
Data Sheet
81
Zarlink Semiconductor Inc.
10.1.5.2 Transmit AIS Operation (TAIS Pin)
The TAIS pin allows all eight framers of the MT9072 to transmit an all ones signal (AIS) at the TPOS and TNEG
output pins from the point of power-up, without the need to write any control registers. During this time the IRQ pin
is in a high impedance state. After the interface has been initialized normal operation can take place by making
TAIS high.
10.1.5.3 IEEE 1149.1-1990 Test Access Port (TAP)
Five signals (TDI, TDO, TMS, TCK & TRST) make up the Test Access Port (TAP) of the IEEE 1149.1-1990
Standard Test Port and Boundary-Scan Architecture. The TAP provides access to test support functions built into
the MT9072. The TAP is also referred to as a JTAG (Joint Test Action Group) port. See the JTAG section for
additional details.
10.1.6 Data Link (DL) Interface (RxDL, RxDLC, TxDL, TxDLC Pins)
Dedicated data link pins are included which provide the user the option of bypassing the receive elastic buffer and
accessing timeslot 0 data link (DL) data with an external controller. The MT9072 provides numerous additional
methods for accessing the DL, refer to the DL sections for details.
Function
Status
Control Bits
Register Address
Mode
Loopbacks
Termination
Deactivated
RxTRS=0, TxTRS=0
DLBK,RLBK,SLBK,PLBK=0
RTSL(n), LTSL(n)=0
CSYN=0
Y03
Y01
Y90-YAF
Y00
Y03
Y03
Y03
Y05
Y05
Y08
Transmit FAS
Transmit non-FAS
C
n
0011011
1/S
n
1111111
Transmit MFAS (CAS)
00001111
TMA1,2,3,4=0
X1,Y,X2,X3=1
Data Link Pin
Deactivated
Sa4SS1-0,Sa5SS1-0,Sa6SS1-0,Sa
7SS1-0,Sa8SS1-0=0
AUTC=0
CSIG=0
CASS(n)=0
DBNCE=0
ALL MASK BITS =0
SPND=0, INTA=0
MFSEL=0
E1, E2, BPVE,CRCE,FASE,
NFSE,LOSE,PERR=0
ALL BITS =0
ALL BITS =0
ALL BITS =0
CRC Interworking
Signaling
Activated
Y00
Y03
CAS ST-BUS Source
Y50-Y6F
Y05
Y40-Y43
Y02
Y02
Y01
ABCD Bit Debounce
Interrupts
Deactivated
All Unmasked
Suspended
signaling Multiframe
Deactivated
RxMF Output
Error Insertion
Counters
Counter Latches
Per Timeslot Control
Buffer
All Other Control
Registers
Cleared
Cleared
Y15-Y1A
Y28-Y2B
Y90-YAF
All locations cleared
All locations cleared
ALL BITS =0
All Other Control
Table 37 - Reset Status (E1)