參數(shù)資料
型號(hào): MT9072AB
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 數(shù)字傳輸電路
英文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述: DATACOM, FRAMER, PQFP208
封裝: 28 X 28 MM, 1.40 MM HEIGHT, MS-026BJB, LQFP-208
文件頁(yè)數(shù): 116/275頁(yè)
文件大小: 3738K
代理商: MT9072AB
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)當(dāng)前第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)
MT9072
Data Sheet
116
Zarlink Semiconductor Inc.
Bit
Name
Functional Description
15
IMA
(0)
Inverse Mux for ATM Mode.
Setting this bit high allows the IO port to be easily connected to one
of the Zarlink IMA devices such as MT90220. DSTi becomes a serial 1.544 Mb/s data stream.
C4b becomes a 1.544 MHz clock that clocks DSTi in on the falling edge. RXFPB becomes a
positive framing pulse that is high for the first bit of the serial T1 stream coming from the DSTo
pin. The data from DSTo is clocked out on the rising edge of RXDLC. Set this pin low for all other
applications. Note that signaling operations CSTi/CSTo do not function in the IMA Mode. The
Global Control Register 900 bit CK1 is ignored for this mode. 8.192 Mbit/s backplane mode is not
supported if IMA mode is selected on any of the framer’s.
14
#
not used.
13
G.802
(0)
G802 Mode.
If set, this bit maps DSTi data channels transparently onto the transmit line data
and maps the receive data onto DSTo channels as per G.802.
12
JYEL
(0)
Japan Yellow Alarm
Set this bit high to select a pattern of 16 ones (111111111111111) as the
ESF yellow alarm. In order to transmit the japan yellow alarm the TESFYEL bit has to be set.
11
TRANSP
(0)
Transparent Mode Select.
In transparent Mode the data present at the DSTi channels are
transparently sent to the T1 interface. The S bit from the DSTi interface (Channel 31 if running at
2.048 Mb/s backplane) is sent to the S bit position of the T1 interface.The rest of the channelized
data is sent unaltered to the T1 interface. Ensure that TCPI of per channel controlis not set.
10
T1DM
(0)
T1DM Mode Select
. Set this bit high to select T1DM Mode. In T1DM the Ft and Fs pattern is the
same as the D4 Mode but a 1011YR0 pattern is sent and detected in Channel 24 of the T1
interface. Bit Y is used to indicate a yellow Alarm and R bit is used by AT&T for a 8 Kb/s
communication channel.
9
ESF
(0)
Extended Super Frame
. Setting this bit enables transmission and reception of the 24 frame
superframe DS1 protocol.
8
(0)
not used.
7
CXC
(0)
Cross Check.
Setting this bit in ESF mode enables a cross check of the CRC-6 remainder
before the frame synchronizer pulls into sync. This process adds at least 6 milliseconds to the
frame synchronization time.
6-5
RS1-0
(00)
Reframe Select 1 - 0
. These bits set the criteria for an automatic reframe in the event of framing
bits errors. The combinations available are:
RS1 - 0, RS0 - 0 = sliding window of 2 errors out of 4 frames.
RS1 - 0, RS0 - 1 = sliding window of 2 errors out of 5 frames.
RS1 - 1, RS0 - 0 = sliding window of 2 errors out of 6 frames.
RS1 - 1, RS0 - 1 = no reframes due to framing bit errors.
Note that for T1DM mode, the definition of frame boundary is starting from the channel 1 data
including the synchronization byte(10111YR0) and the following’ S’ bit. The Y and the R bits are
ignored for synchronization.
4
FSI
(0)
Fs Bit Include
. Only applicable in D4 mode. Setting this bit causes errored Fs bits to be included
as framing bit errors. A bad Fs bit will increment the Framing Error Bit Counter, and will
potentially cause a reframe. The Fs bit of the receive frame 12 will only be included if D4SECY is
set. Note that when FSI bit is set both Ft and Fs are taken into consideration before declaration
of synchronization
3
REFR
(0)
Reframe
. A 0 to 1 transition of this bit causes an automatic reframe.
Table 63 - Framing Mode Select (R/W Address Y00) (T1)
相關(guān)PDF資料
PDF描述
MT9072AV Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90820 Large Digital Switch
MT90820AL Large Digital Switch
MT90820AL1 Large Digital Switch
MT90823AL1 3V Large Digital Switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9072AV 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays
MT9072AV2 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 220BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 220BGA - Trays
MT90732 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS E2/E3 Framer (E2/E3F)
MT90732AP 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS E2/E3 Framer (E2/E3F)
MT90733 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS DS3 Framer (DS3F)