- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90520AG (ZARLINK SEMICONDUCTOR INC) 8-Port Primary Rate Circuit Emulation AAL1 SAR PDF資料下載
參數(shù)資料
| 型號： | MT90520AG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| 中文描述： | ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA456 |
| 封裝： | 35 X 35 MM, 1.27 MM PITCH, PLASTIC, MS-034, BGA-456 |
| 文件頁數(shù)： | 177/180頁 |
| 文件大?。?/td> | 1736K |
| 代理商： | MT90520AG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁當(dāng)前第177頁第178頁第179頁第180頁
MT90520
Data Sheet
177
Zarlink Semiconductor Inc.
Plesiochronous -
The temporal property of being arbitrarily close in frequency to some defined precision.
Plesiochronous signals occur at nominally the same rate, any variation in rate being constrained within specific
limits. Since they are not identical, over the long term they will be skewed from each other. This will force a switch to
occasionally repeat or delete data in order to handle buffer underflow or overflow. (In telecommunications, this is
known as a frame slip.)
PTI -
Payload Type Identifier
; 3-bit field in the ATM cell header - MSB indicates if the cell contains
OAM
information
or user data.
QoS -
Quality of Service
; ATM performance parameters that characterize the transmission quality over a given
VCC (e.g., cell delay variation; cell transfer delay, cell loss ratio).
RTS -
Residual Time Stamp; see
SRTS
.
SAR -
Segmentation and Reassembly
; method of partitioning, at the source, frames into ATM cells and
reassembling, at the destination, these cells back into information frames; lower sublayer of the
AAL
which inserts
data from the information frames into cells and then adds the required header, trailer, and/or padding bytes to
create 48-byte payloads to be transmitted to the ATM layer.
SDT -
Structured Data Transfer
; format used within
AAL1
for blocks consisting of Nx64 kbps channels; blocks are
segmented into cells for transfer and additional overhead bytes (pointers) are used to indicate structure boundaries
within cells (therefore aiding data recovery).
SN -
Sequence Number
; 4-bit field in the
AAL1
header byte used as a sequence counter for detecting lost or
misinserted ATM cells.
SNP -
Sequence Number Protection
; 4-bit field in the
AAL1
header byte consisting of a 3-bit CRC and a parity bit
which are designed to provide error-correction on the
SN
.
SRTS -
Synchronous Residual Time Stamp
; method for clock recovery in which difference signals between a
source clock and the network reference clock (time stamps) are transmitted to allow reconstruction of the source
clock. The destination reconstructs the source clock based on the time stamps and the network reference clock.
(Note that the same network reference clock is required at both ends.)
Synchronous -
1. The temporal property of being sourced from the same timing reference. Synchronous signals
have the same frequency, and a fixed (often implied to be zero) phase offset. 2. A mode of transmission in which
the sending and receiving terminal equipment are operating continually at the same rate and are maintained in a
desired phase relationship by an appropriate means.
UDT -
Unstructured Data Transfer
; format used within
AAL1
for transmission of user data without regard for
structure boundaries (e.g., circuit emulation).
UTOPIA -
Universal Test and Operations Physical Interface for ATM
; a
PHY
-level interface to provide connectivity
between ATM components.
VC -
Virtual Channel
(also,
Virtual Circuit
); one of several logical connections defined within a virtual path (
VP
)
between two ATM devices; provides sequential, unidirectional transport of ATM cells.
VCC -
Virtual Circuit Connection;
term used to include both
VPI
and
VCI
.
VCI -
Virtual Channel Identifier
; 16-bit value in the ATM cell header that provides a unique identifier for the virtual
channel (
VC
) within a virtual path (
VP
) that carries a particular cell.
VP
-
Virtual Path
; a unidirectional logical connection between two ATM devices; consists of a set of virtual channels
(
VC
).
VPI -
Virtual Path Identifier
; 8-bit value (in UNI; 12 bits in NNI) in the ATM cell header that indicates the virtual path
(
VP
) to which a cell belongs.
VTOA -
Voice and Telephony over ATM
; intended to provide voice connectivity to the desktop, and to provide
interoperability with existing N-ISDN and PBX services.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch |
| MT90820AL | Large Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG2 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90710 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:High-Speed Isochronous Multiplexer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。