
MT90520
Data Sheet
75
Zarlink Semiconductor Inc.
Note **:
The per-port timeout circuitry for late-cell insertion is enabled only when the state machine is entering the
sync state. Therefore, late-cell insertion is only possible when the Fast SN Processing SM is in the “sync” state.
Here are some examples of incoming cell streams containing errors and the corresponding corrective actions taken
by the UDT RX_SAR.
single_cell_loss_
misinsertion
invalid sequence number
- discard cell
start
received cell is in sequence with last received
cell (i.e., single cell loss)
- accept received cell
- declare
lost_cell_error
- per-port timeout circuitry is
enabled to permit late-cell
insertions
sync
**
received cell is in sequence with last in-
sequence cell (i.e., cell misinsertion)
- discard cell (dummy cell already
inserted to take place of
misinserted cell)
- declare
misinserted_cell_error
- per-port timeout circuitry is
enabled to permit late-cell
insertions
sync
**
received cell has a valid sequence number
that is two greater than the last in-sequence
cell (i.e., sequence number protection failure)
- discard received cell (extra
dummy cell was inserted when all
cells were actually received in
order)
- per-port timeout circuitry is
enabled to permit late-cell
insertions
sync
**
received cell has valid sequence number, but
doesn’t meet any of the 3 previous criteria
- discard cell
out_of_sync
late_cell_insertion
invalid sequence number
- discard cell
start
received cell has a sequence number one
greater than the originally expected sequence
number (i.e., this appears to be a single-cell
loss)
- accept received cell (dummy cell
was already inserted to replace the
lost cell)
- declare
lost_cell_error
- declare
aal1_seq_error
- per-port timeout circuitry is
enabled to permit late-cell
insertions
sync
**
received cell is that which was originally
expected (i.e., late cell arrival)
- discard cell (because a dummy
cell was already inserted to replace
this one)
- declare
late_cell_error
- per-port timeout circuitry is
enabled to permit late-cell
insertions
sync
**
received cell has valid sequence number, but
doesn’t meet either of the 2 previous criteria
Table 15 - Operation of UDT Fast Sequence Number Processing State Machine
- discard cell
- declare
aal1_seq_error
out_of_sync
Description of Error
Sample Incoming Cell
Stream
Cells Used for
Reassembly
Errors Declared
Sequence number protection
failure (looks like single cell
loss)
1 - 3* - 3 - 4 - 5
1 - D
2
- 3* - 4 - 5
1 AAL1 Sequence Error
NOTE:
D indicates the insertion of a dummy cell containing user-programmable data.
Table 16 - Examples of Operation of the UDT Fast Sequence Number Processing State Machine
Current State
Transition Event
Action Taken
Next State
Note