- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90520 (Zarlink Semiconductor Inc.) 8-Port Primary Rate Circuit Emulation AAL1 SAR PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90520 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| 中文描述： | 8端口基本速率電路仿真AAL1特區(qū) |
| 文件頁數(shù)： | 62/180頁 |
| 文件大?。?/td> | 1736K |
| 代理商： | MT90520 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁
MT90520
Data Sheet
62
Zarlink Semiconductor Inc.
The per-port TX_SAR Pointer Table Base Registers (at byte addresses 1000h + p*2h) must be configured to point
to the SDT Segmentation Pointer Tables for their respective ports. As well, the TXCFG bits in the register must be
set to “11”, indicating that the control structures being pointed to by the table are configured for SDT mode.
Figure 23 - SDT Segmentation Pointer Table for Port p
Once the control structures and accompanying pointer tables have been configured, the transmission of CBR cells
can begin as soon as the TX_SAR is enabled, by setting the TXENB bit in the TX_SAR Master Enable Register at
byte address 1044h.
4.5.3.3 Operation
In SDT mode, once the SDT Segmentation Control Structure has been configured and the TX_SAR enabled, the
TX_SAR begins to generate cells with the appropriate formatting, without further software intervention. The
TX_SAR reads data (consisting of TDM data bytes and, where appropriate, CAS signalling bytes) from the per-
channel SDT Segmentation Circular Buffers in external memory. Refer to Section and Figure 11, “Per-Port SDT
Segmentation Circular Buffers,” on page 43 for details regarding the formatting of the data which is written to these
circular buffers by the TDM module. The TX_SAR prepends the TDM data with an AAL1 sequence number and
with a 6-byte header as specified by the VC’s SDT Segmentation Control Structure. Additionally, as defined in the
AAL1 specifications, one even-numbered cell out of each eight-cell sequence contains a pointer byte. The TX_SAR
uses internal counters to determine the appropriate value for the pointer byte, which indicates the start of the next
structure within the outgoing cell stream on a VC.
Figure 24 shows the complete segmentation data path in SDT mode, from the incoming TDM data bus to the
outgoing UTOPIA data bus.
0
15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
L E
Control Structure 0 Base Address
L E
L E
TXPTB_Pp Register<13:0>
L (Last Valid Pointer):
When set, indicates that the current pointer is the last valid
pointer in the table.
E (Enabled):
When set, indicates that the corresponding Segmentation Control
Structure is enabled.
Control Structure X Base Address:
This field specifies the location of the Segmen-
tation Control Structures for one of the VCs associated with port p. The
word
address
is an offset relative to the base address of the TX_SAR Control Memory (address
80000h).
Control Structure 1 Base Address
Control Structure 31 Base Address
Note:
SDT Segmentation Pointer Tables
must
start on 32-word (64-byte) boundaries.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG2 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。