- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90520 (Zarlink Semiconductor Inc.) 8-Port Primary Rate Circuit Emulation AAL1 SAR PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90520 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| 中文描述： | 8端口基本速率電路仿真AAL1特區(qū) |
| 文件頁數(shù)： | 36/180頁 |
| 文件大?。?/td> | 1736K |
| 代理商： | MT90520 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁
MT90520
Data Sheet
36
Zarlink Semiconductor Inc.
4.0 Module Functional Descriptions
As shown in Figure 1, “MT90520 Block Diagram,” on page 1, the MT90520 consists of the following major
components: Microprocessor Interface Module, External Memory Interface Module, TDM Interface Module,
UTOPIA Interface Module, TX_SAR Module, RX_SAR Modules (consisting of the UDT RX_SAR, SDT RX_SAR,
and Data RX_SAR), the Clock Management Module, and the Test Interface (JTAG) Module. This section describes
each module in detail.
4.1 Microprocessor Interface
The microprocessor interface permits an external microcontroller to access registers and internal memories within
the MT90520 device. In addition, this interface provides the microcontroller with access to the external memory
(synchronous ZBT SRAM) connected to the MT90520 device.
The MT90520 microprocessor interface is compatible with both Intel and Motorola processors. The user selects the
mode of operation of the internal CPU block via the Intel/Motorola pin.
The synchronous microprocessor interface supports word (i.e., 16-bit) data accesses only. Although all
microprocessor accesses to the device are word-wide, CPU addressing of the MT90520 is on a byte-wide basis.
There is a 20-bit address bus between the microcontroller and the MT90520 interface, featuring address lines
CPU_ADD[20] to CPU_ADD[1]. The virtual CPU_ADD[0] bit would select between high and low bytes in a word.
The AEM (Access External Memory) pin is effectively address line CPU_ADD[21] (or any higher address line
selected by the user) and determines if the CPU is accessing the internal registers and memories of the MT90520
(AEM = ‘0’) or the external memory (AEM = ‘1’).
All registers within the MT90520 device are accessed (for reads or writes) with fixed low latency. However, there is
a variable delay between a CPU access and the successful completion of an access to a memory, whether internal
to the device, or within external memory. In order to reduce this latency, the MT90520 supports indirect accesses to
internal and external memory via indirection registers. The user can designate a memory address which is to be
written or read, along with the data to be written to that memory location, and then initiate an indirect memory
access. The CPU must then wait for the access to be completed by either polling a register bit (waiting for the ACC
bit within the High Address Indirection Command Register at byte address 0006h to be cleared) or, if the service
request was enabled, by waiting for an interrupt. Then, if the access was a read, the user can read the accessed
data from the Indirection Data Register located at byte address 0008h. More information about the timing of CPU
accesses can be found in Section 7.2.1 on page 150.
Interrupt signals from the various modules of the MT90520 are gated together within the microprocessor interface
module to produce a single interrupt request signal, IRQ, which is presented to the CPU. There is a status register
within the microprocessor interface module indicating which module of the MT90520 generated the interrupt
request. As well, the microprocessor interface module contains an interrupt enable register which may be
programmed by the user to enable or disable interrupt sources. Details regarding interrupt handling within the
MT90520 are given in Section 4.1.2.
4.1.1 Global Reset
During a hardware reset (when the RESET pin is driven low), the CPU-accessible registers of the MT90520 go to
their respective reset states, as indicated in the register descriptions of Section 6.2. At that time, the RESET bit in
the Chip Wide Reset Register (CWRR) at 0000h is set high, “l(fā)atching” the reset state. No registers other than the
CWRR can be accessed until the RESET bit is cleared. The steps to reset and restart the MT90520 are therefore:
1. Assert hardware reset by driving the RESET pin low, or initiate a software reset by writing 0001h to the CWRR
at byte address 0000h.
2. After at least 100 ns, remove hardware reset.
3. After at least 2
μ
s, clear the CWRR (de-assert software reset).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG2 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。