- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90520 (Zarlink Semiconductor Inc.) 8-Port Primary Rate Circuit Emulation AAL1 SAR PDF資料下載
參數(shù)資料
| 型號： | MT90520 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| 中文描述： | 8端口基本速率電路仿真AAL1特區(qū) |
| 文件頁數(shù)： | 176/180頁 |
| 文件大小： | 1736K |
| 代理商： | MT90520 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁當(dāng)前第176頁第177頁第178頁第179頁第180頁
MT90520
Data Sheet
176
Zarlink Semiconductor Inc.
10.0 Glossary
AAL -
ATM Adaptation Layer
; standardized protocols used to translate higher layer services from multiple
applications into the size and format of an ATM cell.
AAL1 -
ATM Adaptation Layer 1
, used for the transport of constant bit rate, time-dependent traffic (e.g., voice,
video); requires transfer of timing information between source and destination; maximum of 47-bytes of user data
permitted in payload as an additional header byte is required to provide sequencing information.
Asynchronous -
1. Not
synchronous
; not periodic. 2. The temporal property of being sourced from independent
timing references. Asynchronous signals have different frequencies, and no fixed phase relationship. 3. In telecom,
data which is not synchronized to the public network clock. 4. The condition or state when an entity is unable to
determine, prior to its occurrence, exactly when an event will transpire.
ATM -
Asynchronous Transfer Mode
; a method in which information to be transferred is organized into fixed-length
cells; asynchronous in the sense that the recurrence of cells containing information from an individual user is not
necessarily periodic. (While ATM cells are transmitted synchronously to maintain clock between sender and
receiver, the sender transmits data cells when it has something to send and transmits empty cells when idle, and is
not limited to transmitting data every Nth cell.)
CBR -
Constant Bit Rate
; an ATM service category supporting a constant or guaranteed rate, with timing control
and strict performance parameters. Used for services such as voice, video, or circuit emulation.
CDV -
Cell Delay Variation
; a
QoS
parameter that measures the peak-to-peak cell delay through the network;
results from buffering and cell scheduling.
Cell -
fixed-size information package consisting of 53 bytes (octets) of data; of these, 5 bytes represent the cell
header and 48 bytes carry the user payload and required overhead.
Note:
If a 16-bit UTOPIA interface is used,
each cell is 54 bytes long, composed of 6 bytes of cell header and 48 bytes carrying user payload and required
overhead.
CES -
Circuit Emulation Service
; ATM Forum service providing a virtual circuit which emulates the characteristics of
a constant bit rate, dedicated-bandwidth circuit (e.g., DS1).
CLP -
Cell Loss Priority
; a 1-bit field in the ATM cell header that corresponds to the loss priority of a cell; cells with
CLP = 1 can be discarded in a congestion situation.
CSI -
Convergence Sublayer Indication
bit in the AAL1 header byte; when present in an even-numbered cell using
SDT, indicates the presence of a pointer byte; used to transport RTS values in odd-numbered cells using SRTS
clock recovery.
GFC -
Generic Flow Control
; 4-bit field in the ATM header used for local functions (not carried end-to-end); when
cells are configured for NNI formatting, this value forms the four MSBs of the VPI field.
HEC -
Header Error Control
; using the fifth octet in the ATM cell header, ATM equipment (usually the PHY) may
check for an error and correct the contents of the header; CRC algorithm allows for single-error correction and
multiple-error detection.
Isochronous -
The temporal property of an event or signal recurring at known periodic time intervals (e.g., 125
μ
s).
Isochronous signals are dependent on some uniform timing, or carry their own timing information embedded as part
of the signal. Examples are DS1, E1 and TDM in general. From the root words, “iso” meaning equal, and
“chronous” meaning time.
OAM -
Operations, Administration and Maintenance
; MSB within the PTI field of the ATM cell header which
indicates if the ATM cell carries management information such as fault indications.
PHY -
Physical Layer
; bottom layer of the ATM Reference Model; provides ATM cell transmission over the physical
interfaces that interconnect the various ATM devices.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG2 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。