參數(shù)資料
型號: MT90401
廠商: Zarlink Semiconductor Inc.
英文描述: SONET/SDH System Synchronizer
中文描述: 的SONET / SDH系統(tǒng)的同步
文件頁數(shù): 3/38頁
文件大?。?/td> 650K
代理商: MT90401
MT90401
Data Sheet
3
Zarlink Semiconductor Inc.
Pin Description
Pin #
Name
Description
1
IC
Internal Connection
. Leave unconnected.
2-5
A1 - A4
Address 1 to 4 (5 V tolerant Inputs).
Address inputs for the parallel processor interface.
6
V
SS9
A5, A6
Digital ground.
0 Volts
7, 8
Address 5, to 6 (5 V tolerant Input).
Address inputs for the parallel processor interface.
9
SONET/SD
H
SONET/SDH (Input).
In hardware mode set this pin high to have a loop filter corner
frequency of 70 millihertz and limit the phase slope to 885 ns per second. Set this pin low to
have a corner frequency of approximately 1.1 hertz and limit the phase slope to 53 ns per
1.326 ms. This pin performs no function if the device is not in hardware mode.
10
V
DD1
V
SS1
F16o
Positive Power Supply.
Digital supply.
11
Digital ground.
0 Volts
12
Frame Pulse ST-BUS 8.192 Mb/s (CMOS Output).
This is an 8kHz 61ns active low
framing pulse, which marks the beginning of an ST-BUS frame. This is typically used for ST-
BUS operation at 8.192 Mb/s.
13
C16o
Clock 16.384 MHz (CMOS Output).
This output is used for ST-BUS operation with a
16.384 MHz clock.
14
C8o
Clock 8.192 MHz (CMOS Output).
This output is used for ST-BUS operation at
8.192 Mb/s.
15
C4o
Clock 4.096 MHz (CMOS Output).
This output is used for ST-BUS operation at 2.048 Mb/s
and 4.096 Mb/s.
16
C2o
Clock 2.048 MHz (CMOS Output).
This output is used for ST-BUS operation at
2.048 Mb/s.
17
F0o
Frame Pulse ST-BUS 2.048 Mb/s (CMOS Output).
This is an 8 kHz 244 ns active low
framing pulse, which marks the beginning of an ST-BUS frame. This is typically used for ST-
BUS operation at 2.048 Mb/s and 4.096 Mb/s.
18
MS1
Mode/Control Select 1 (Input).
This input, together with MS2, determines the state
(Normal, Holdover, or Freerun) of operation. See Table 3 on page 15. The logic level at this
input is gated in by the rising edge of F8o. This pin performs no function if the device is not
in hardware mode.
19
MS2
Mode/Control Select 2 (Input).
This input, together with MS1, determines the state
(Normal, Holdover or Freerun) of operation. See Table 3 on page 15. The logic level at this
input is gated in by the rising edge of F8o. This pin performs no function if the device is not
in hardware mode.
20
F8o
Frame Pulse Generic (CMOS Output).
This is an 8 kHz 122 ns active high framing pulse,
which marks the beginning of a TDM frame. This is typically used for TDM streams
operating at 8.192 Mb/s.
21
E3DS3/OC3
E3DS3 or OC-3 Selection (Input).
In Hardware Mode a low on this pin enables the
differential 155.52 MHz output clock on the C155N/C155P pins; this will also cause the
C34/C44 pin to output its nominal clock frequency divided by 4. In Hardware Mode, a high
on this pin disables the differential 155.52 MHz output clock on the C155N/C155P pins; this
will also cause the C34/C44 pin to output its nominal clock frequency. This pin performs no
function if the device is not in Hardware Mode.
相關(guān)PDF資料
PDF描述
MT90401AB 150MA LOW-DROPOUT VOLTAGE REGULATOR SO-8 PKG
MT90401AB1 SONET/SDH System Synchronizer
MT9040 T1/E1 Synchronizer
MT9040AN T1/E1 Synchronizer
MT9043 T1/E1 System Synchronizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90401AB 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH System Synchronizer
MT90401AB1 制造商:Microsemi Corporation 功能描述:FRAMER SDH/SONET 3.3V 80LQFP EP - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER SONET/SDH 80LQFP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER SONET/SDH 80LQFP
MT9040AN 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Synchronizer
MT9040AN1 制造商:Microsemi Corporation 功能描述:FRAMER E1 /T1 3.3V 48SSOP - Rail/Tube
MT9040ANR1 制造商:Microsemi Corporation 功能描述:FRAMER E1 /T1 3.3V 48SSOP - Tape and Reel