參數(shù)資料
型號(hào): MPC5200
廠商: 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述: Hardware Specifications
中文描述: 硬件規(guī)格
文件頁(yè)數(shù): 16/80頁(yè)
文件大?。?/td> 790K
代理商: MPC5200
MPC5200 Data Sheet, Rev. 4
Electrical and Thermal Characteristics
Freescale Semiconductor
16
3.3.3
Resets
The MPC5200 has three reset pins:
PORRESET - Power on Reset
HRESET - Hard Reset
SRESET - Software Reset
These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt
trigger and requires the same input characteristics as other MPC5200 inputs, as specified in the DC
Electrical Specifications section.
Table 14
specifies the pulse widths of the Reset inputs.
Notes:
1. For PORRESET the value of the minimum pulse width reflects the power on sequence. If PORRESET is asserted afterwards
its minimum pulse width equals the minimum given for HRESET related to the same reference clock.
2. The t
VDD_stable
describes the time which is needed to get all power supplies stable.
3. For t
lock,
refer to the Oscillator/PLL section of this specification for further details.
4. For t
up_osc,
refer to the Oscillator/PLL section of this specification for further details.
5. Following the deassertion of PORRESET, HRESET and SRESET remain low for 4096 reference clock cycles.
6. The deassertion of HRESET for at least the minimum pulse width forces the internal resets to be active for an additional 4096
clock cycles.
NOTE
As long as VDD is not stable the HRESET output is not stable.
Table 13. SYS_XTAL_IN Timing
Sym
Description
Min
Max
Units
SpecID
t
CYCLE
t
RISE
t
FALL
t
DUTY
CV
IH
CV
IL
SYS_XTAL_IN cycle time.
1
NOTES:
1
CAUTION
—The SYS_XTAL_IN frequency and system PLL_CFG[0-6] settings must be chosen such that the
resulting system frequencies do not exceed their respective maximum or minimum operating frequencies. See the
MPC5200 User Manual [1].
2
SYS_XTAL_IN duty cycle is measured at V
M
.
28.6
64.1
ns
A2.1
SYS_XTAL_IN rise time.
5.0
ns
A2.2
SYS_XTAL_IN fall time.
SYS_XTAL_IN duty cycle (measured at V
M
).
2
SYS_XTAL_IN input voltage high
5.0
ns
A2.3
40.0
60.0
%
A2.4
2.0
V
A2.5
SYS_XTAL_IN input voltage low
0.8
V
A2.6
Table 14. Reset Pulse Width
Name
Description
Min Pulse Width
Max Pulse
Width
Reference Clock
SpecID
PORRESET
Power On Reset
t
VDD_stable
+t
up_osc
+t
lock
SYS_XTAL_IN
A3.1
HRESET
Hardware Reset
4 clock cycles
SYS_XTAL_IN
A3.2
SRESET
Software Reset
4 clock cycles
SYS_XTAL_IN
A3.3
相關(guān)PDF資料
PDF描述
MPC5534 Microcontroller
MPC7447A PowerPC microprocessor
MPC7447ANXPNS PowerPC microprocessor
MPC7455 RISC Microprocessor Hardware Specifications
MPC7457 RISC Microprocessor Hardware Specifications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC5200B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller
MPC5200B_08 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM / DDR Memory Controller
MPC5200B_10 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller
MPC5200BDS 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Data
MPC5200BV400 功能描述:微處理器 - MPU 400MHz 760MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324