- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄354437 > MCM69D618TQ6R (MOTOROLA INC) 64K x 18 Bit Synchronous Dual I/O, Dual Address SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM69D618TQ6R |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 64K x 18 Bit Synchronous Dual I/O, Dual Address SRAM |
| 中文描述： | 64K X 18 DUAL-PORT SRAM, 6 ns, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁(yè)數(shù)： | 4/16頁(yè) |
| 文件大小： | 175K |
| 代理商： | MCM69D618TQ6R |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
MCM69F817
12
MOTOROLA FAST SRAM
APPLICATION INFORMATION
STOP CLOCK OPERATION
In the stop clock mode of operation, the SRAM will hold all
state and data values even though the clock is not running
(full static operation). The SRAM design allows the clock to
start with ADSP and ADSC, and stops the clock after the last
write data is latched, or the last read data is driven out.
When starting and stopping the clock, the AC clock timing
and parametrics must be strictly maintained. For example,
clock pulse width and edge rates must be guaranteed when
starting and stopping the clocks.
To achieve the lowest power operation for all three stop
clock modes, stop read, stop write, and stop deselect:
Force the clock to a low state.
Force the control signals to an inactive state (this guaran-
tees any potential source of noise on the clock input will not
start an unplanned on activity).
Force the address inputs to a low state (VIL), preferably
< 0.2 V.
K
ADSP
ADDRESS
ADV
A1
A2
Q(A2)
Q(A2+1)
Q(A1)
ADSP
(INITIATES
BURST READ)
CLOCK STOP
(CONTINUE
BURST READ)
WAKE UP ADSP
(INITIATES BURST READ)
NOTE: For lowest possible power consumption during stop clock, the addresses should be driven to a low state (VIL).
Best results are obtained if VIL < 0.2 V.
DQx
STOP CLOCK WITH READ TIMING
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05E16CFB | 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM |
| MCM69P817ZP3 | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P818ZP4 | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P818ZP4R | 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
| MCM69P737TQ4R | 128K x 36 Bit Pipelined BurstRAM Synchronous Fast Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM69D618TQ8 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:64K x 18 Bit Synchronous Dual I/O, Dual Address SRAM |
| MCM69D618TQ8R | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:64K x 18 Bit Synchronous Dual I/O, Dual Address SRAM |
| MCM69F536C | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32K x 36 Bit Flow-Through BurstRAM Synchronous Fast Static RAM |
| MCM69F536CTQ10 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32K x 36 Bit Flow-Through BurstRAM Synchronous Fast Static RAM |
| MCM69F536CTQ10R | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32K x 36 Bit Flow-Through BurstRAM Synchronous Fast Static RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。