參數(shù)資料
型號(hào): MCM69D618TQ6
廠商: MOTOROLA INC
元件分類: DRAM
英文描述: 64K x 18 Bit Synchronous Dual I/O, Dual Address SRAM
中文描述: 64K X 18 DUAL-PORT SRAM, 6 ns, PQFP100
封裝: TQFP-100
文件頁(yè)數(shù): 11/16頁(yè)
文件大?。?/td> 175K
代理商: MCM69D618TQ6
MCM69F817
4
MOTOROLA FAST SRAM
PBGA PIN DESCRIPTIONS
Pin Locations
Symbol
Type
Description
4B
ADSC
Input
Synchronous Address Status Controller: Active low, interrupts any
ongoing burst and latches a new external address. Used to initiate a
READ, WRITE, or chip deselect.
4A
ADSP
Input
Synchronous Address Status Processor: Active low, interrupts any
ongoing burst and latches a new external address used to initiate a new
READ or chip deselect (exception — chip deselect does not occur
when ADSP is asserted and SE1 is high).
4G
ADV
Input
Synchronous Address Advance: Increments address count in
accordance with counter type selected (linear/interleaved).
(a) 6D, 7E, 6F, 7G, 6H, 7K, 6L, 6N, 7P
(b) 1D, 2E, 2G, 1H, 2K, 1L, 2M, 1N, 2P
DQx
I/O
Synchronous Data I/O: “x” refers to the byte being read or written
(byte a, b).
4F
G
Input
Asynchronous Output Enable Input:
Low — enables output buffers (DQx pins).
High — DQx pins are high impedance.
4K
K
Input
Clock: This signal registers the address, data in, and all control signals
except G and LBO.
3R
LBO
Input
Linear Burst Order Input: This pin must remain in steady state (this
signal not registered or latched). It must be tied high or low.
Low — linear burst counter (68K/PowerPC).
High — interleaved burst counter (486/i960/Pentium).
2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C,
5C, 6C, 2R, 6R, 2T, 3T, 5T, 6T
SA
Input
Synchronous Address Inputs: These inputs are registered and must
meet setup and hold times.
4N, 4P
SA1, SA0
Input
Synchronous Address Inputs: These pins must be wired to the two
LSBs of the address bus for proper burst operation. These inputs are
registered and must meet setup and hold times.
5L, 3G
(a) (b)
SBx
Input
Synchronous Byte Write Inputs: “x” refers to the byte being written (byte
a, b). SGW overrides SBx.
4E
SE1
Input
Synchronous Chip Enable: Active low to enable chip.
Negated high — blocks ADSP or deselects chip when ADSC is
asserted.
2B
SE2
Input
Synchronous Chip Enable: Active high for depth expansion.
6B
SE3
Input
Synchronous Chip Enable: Active low for depth expansion.
4H
SGW
Input
Synchronous Global Write: This signal writes all bytes regardless of the
status of the SBx and SW signals. If only byte write signals SBx are
being used, tie this pin high.
4M
SW
Input
Synchronous Write: This signal writes only those bytes that have been
selected using the byte write SBx pins. If only byte write signals SBx
are being used, tie this pin low.
4C, 2J, 4J, 6J, 4R
VDD
Supply
Core Power Supply.
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U
VDDQ
Supply
I/O Power Supply.
3D, 5D, 3E, 5E, 3F, 5F, 5G, 3H, 5H,
3K, 5K, 3L, 3M, 5M, 3N, 5N, 3P, 5P
VSS
Supply
Ground.
1B, 7B, 1C, 7C, 2D, 4D, 7D, 1E, 6E,
2F, 1G, 6G, 2H, 7H, 3J, 5J, 1K, 6K,
2L, 4L, 7L, 6M, 2N, 7N, 1P, 6P, 1R,
5R, 7R, 1T, 4T, 7T, 2U, 3U, 4U, 5U, 6U
NC
No Connection: There is no connection to the chip.
相關(guān)PDF資料
PDF描述
MCM69D618TQ6R 64K x 18 Bit Synchronous Dual I/O, Dual Address SRAM
MC68HC05E16CFB 16256 bytes of user ROM, 320bytes of EPROM and 352 bytes of RAM
MCM69P817ZP3 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM69P818ZP4 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM69P818ZP4R 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCM69D618TQ6R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit Synchronous Dual I/O, Dual Address SRAM
MCM69D618TQ8 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit Synchronous Dual I/O, Dual Address SRAM
MCM69D618TQ8R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit Synchronous Dual I/O, Dual Address SRAM
MCM69F536C 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 36 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F536CTQ10 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32K x 36 Bit Flow-Through BurstRAM Synchronous Fast Static RAM