- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359154 > MCIMX27 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) Multimedia Applications Processor(多媒體應(yīng)用處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MCIMX27 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | Multimedia Applications Processor(多媒體應(yīng)用處理器) |
| 中文描述： | 多媒體應(yīng)用處理器（多媒體應(yīng)用處理器） |
| 文件頁(yè)數(shù)： | 36/118頁(yè) |
| 文件大小： | 1159K |
| 代理商： | MCIMX27 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)
i.MX27 Data Sheet, Advance Information, Rev. 0.1
36
Preliminary—Subject to Change Without Notice
Freescale Semiconductor
Signal Descriptions
3.1
Power-Up Sequence
The i.MX27 processor consists of three major sets for power supply voltage named Q
VDD
(core logic
supply), FUSE
VDD
(analog supply for FUSEBOX), and N
VDD
,
VDDA (IO supply). The External Voltage
Regulators and power-on devices must provide the applications processor with a specific sequence of
power and resets to ensure proper operation.
It is important that the applications processor power supplies be powered-up in a certain order to avoid
unintentional fuse blown. Q
VDD
should be powered up before FUSE
VDD
. The recommended order is:
1. Q
VDD
(1.5 V)
2. FUSE
VDD
(1.8 V)
,
N
VDD
(1.8/2.775 V), and Analog Supplies (2.775 V). See
Table 3
for signal
descriptions.
or
1. Q
VDD
(1.5 V), N
VDD
(1.8/2.775 V), and Analog Supplies (2.775 V). See
Table 3
for signal
descriptions.
2. FUSE
VDD
(1.8 V).
3.2
EMI Pins Multiplexing
This section discusses the multiplexing of EMI signals. The EMI signals’ multiplexing is done inside the
EMI.
Table 4
lists the i.MX27 pin names, pad types, and the memory devices’ equivalent pin names.
Note:
Note: Both 1-Wire and Fast Ethernet Controller signals are multiplexed with other signals. As a result these signal names
do not appear in this list. The signals are listed below with the named signal that they are multiplexed.
1-Wire Signals:
The 1-Wire input and output signal is multiplexed with JTAG RTCK pad, PE16.
Fast Ethernet Controller (FEC) Signals:
FEC_TX_EN: Transmit enable signal, through GPIO multiplexed with ATA_DATA15 pad; PF23
FEC_TX_ER: Transmit Data Error; through GPIO multiplexed with ATA_DATA14 pad; PD16
FEC_COL: Collision signal; through GPIO multiplexed with ATA_DATA13 pad; PD15
FEC_RX_CLK: Receive Clock signal; through GPIO multiplexed with ATA_DATA12 pad; PD14
FEC_RX_DV: Receive data
Valid
signal; through GPIO multiplexed with ATA_DATA11 pad; PD13
FEC_RXD0: Receive Data0; through GPIO multiplexed with ATA_DATA10 pad; PD12
FEC_TX_CLK: Transmit Clock signal; through GPIO multiplexed with ATA_DATA9 pad; PD11
FEC_CRS: Carrier Sense
enable; through GPIO multiplexed with ATA_DATA8 pad; PD10
FEC_MDC: Management Data Clock;
through GPIO multiplexed with ATA_DATA7 pad;
P
D9
FEC_MDIO: Management Data Input/Output, multiplexed with ATA_DATA6 pad; PD8
FEC_RXD3–1: Receive Data; through GPIO multiplexed with ATA_DATA5–3 pad; PD7–5
FEC_RX_ER: Receive Data Error; through GPIO multiplexed with ATA_DATA2 pad; PD4
FEC_TXD3–2: Transmit Data; through GPIO multiplexed with ATA_DATA1–0; pad; PD3–2
FEC_TXD1: Transmit Data; through GPIO multiplexed with SD3_CLK pad; PD1
FEC_TXD0: Transmit Data; through GPIO multiplexed with SD3_CMD pad; PD0
Note:
The Rest ATA signals are multiplexed with PCMCIA Pads.
Table 3. i.MX27 Signal Descriptions (continued)
Pad Name
Function/Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCIMX31_07 | Multimedia Applications Processors |
| MCIMX31 | Multimedia Applications Processors |
| MCL245 | SILICON EPITAXIAL PLANAR DIODE |
| MCL908QT1 | M68HC08 Microcontrollers |
| MCM63R836 | MCM63R836 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCIMX27_08 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processor |
| MCIMX27ADSE | 功能描述:開發(fā)板和工具包 - ARM I.MX27 ADS RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評(píng)估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V |
| MCIMX27ADSE | 制造商:Freescale Semiconductor 功能描述:Development Kit |
| MCIMX27EC | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processor |
| MCIMX27IPCAM | 功能描述:視頻 IC 開發(fā)工具 I.MX27 IP CAMERA REF RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Boards 類型:YPbPr to RGBHV Converters 工具用于評(píng)估:LMH1251 工作電源電壓:5 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。