參數(shù)資料
型號: MC100EP56DTR2G
廠商: ON SEMICONDUCTOR
元件分類: 通用總線功能
英文描述: 3.3V / 5V ECL Dual Differential 2:1 Multiplexer
中文描述: 100E SERIES, DUAL 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO20
封裝: LEAD FREE, TSSOP-20
文件頁數(shù): 7/11頁
文件大小: 189K
代理商: MC100EP56DTR2G
MC10EP56, MC100EP56
http://onsemi.com
7
Table 9. AC CHARACTERISTICS
V
CC
= 0 V; V
EE
=
3.0 V to
5.5 V or V
CC
= 3.0 V to 5.5 V; V
EE
= 0 V (Note 20)
40
°
C
25
°
C
85
°
C
Symbol
Characteristic
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
f
max
Maximum Frequency
(See Figure 2 F
max
/JITTER)
> 3
> 3
> 3
GHz
t
PLH
,
t
PHL
Propagation Delay to
Output Differential
D to Q, Q
SEL to Q, Q
COM_SEL to Q, Q
250
250
250
340
340
350
450
450
450
270
270
270
360
340
360
470
470
470
300
300
300
400
400
400
500
500
500
ps
t
SKEW
Within
Device Skew (Note 21)
Device to Device Skew
50
100
200
50
100
200
50
100
200
ps
t
JITTER
Random Clock Jitter
(See Figure 2 F
max
/JITTER)
0.2
< 1
0.2
< 1
0.2
< 1
ps
V
PP
Input Voltage Swing
(Differential Configuration)
150
800
1200
150
800
1200
150
800
1200
mV
t
r
t
f
Output Rise/Fall Times
(20%
80%)
Q, Q
70
120
170
80
130
180
100
150
230
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
20.Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 to V
CC
2.0 V.
21.Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays
are measured from the cross point of the inputs to the cross point of the outputs.
Figure 2. F
max
/Jitter @ 25 C
FREQUENCY (GHz)
1
2
3
4
5
6
7
8
(JITTER)
éééééééééééééé
1.0
1.5
2.0
9
3.3 V
V
O
(
J
O
éé
éé
éé
0
10
800
1000
600
400
200
2.5
3.0
5 V
Figure 3. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020/D
Termination of ECL Logic Devices.)
Driver
Device
Receiver
Device
Q
D
Q
D
Z
o
= 50
Z
o
= 50
50
50
V
TT
V
TT
= V
CC
2.0 V
相關PDF資料
PDF描述
MC100EP56DWG 3.3V / 5V ECL Dual Differential 2:1 Multiplexer
MC100EP56MNG 3.3V / 5V ECL Dual Differential 2:1 Multiplexer
MC100EP56MNTXG 3.3V / 5V ECL Dual Differential 2:1 Multiplexer
MC10EP56DTG 3.3V / 5V ECL Dual Differential 2:1 Multiplexer
MC10EP56DTR2G 3.3V / 5V ECL Dual Differential 2:1 Multiplexer
相關代理商/技術參數(shù)
參數(shù)描述
MC100EP56DW 功能描述:編碼器、解碼器、復用器和解復用器 3.3V/5V ECL Dual RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
MC100EP56DWG 功能描述:編碼器、解碼器、復用器和解復用器 3.3V/5V ECL Dual Diff 2:1 Mux RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
MC100EP56DWG 制造商:ON Semiconductor 功能描述:MULTIPLEXER LOGIC IC
MC100EP56DWR2 功能描述:編碼器、解碼器、復用器和解復用器 3.3V/5V ECL Dual RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
MC100EP56DWR2G 功能描述:編碼器、解碼器、復用器和解復用器 3.3V/5V ECL Dual Diff 2:1 Mux RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray