參數(shù)資料
型號: M28R400C-ZBU
廠商: 意法半導(dǎo)體
英文描述: 4 Mbit (256Kb x16, Boot Block) 1.8V Supply Flash Memory
中文描述: 4兆位(256Kb的x16插槽,引導(dǎo)塊)1.8V電源快閃記憶體
文件頁數(shù): 2/50頁
文件大?。?/td> 755K
代理商: M28R400C-ZBU
10/50
COMMAND INTERFACE
All Bus Write operations to the memory are inter-
preted by the Command Interface. Commands
consist of one or more sequential Bus Write oper-
ations. An internal Program/Erase Controller han-
dles all timings and verifies the correct execution
of the Program and Erase commands. The Pro-
gram/Erase Controller provides a Status Register
whose output may be read at any time during, to
monitor the progress of the operation, or the Pro-
gram/Erase states. See Appendix D, Table 30,
Write State Machine Current/Next, for a summary
of the Command Interface.
The Command Interface is reset to Read mode
when power is first applied, when exiting from Re-
set or whenever VDD is lower than VLKO. Com-
mand sequences must be followed exactly. Any
invalid combination of commands will reset the de-
vice to Read mode. Refer to Table 3, Commands,
in conjunction with the text descriptions below.
Read Memory Array Command
The Read command returns the memory to its
Read mode. One Bus Write cycle is required to is-
sue the Read Memory Array command and return
the memory to Read mode. Subsequent read op-
erations will read the addressed location and out-
put the data. When a device Reset occurs, the
memory defaults to Read mode.
Read Status Register Command
The Status Register indicates when a program or
erase operation is complete and the success or
failure of the operation itself. Issue a Read Status
Register command to read the Status Register’s
contents. Subsequent Bus Read operations read
the Status Register at any address, until another
command is issued. See Table 10, Status Register
Bits, for details on the definitions of the bits.
The Read Status Register command may be is-
sued at any time, even during a Program/Erase
operation. Any Read attempt during a Program/
Erase operation will automatically output the con-
tent of the Status Register.
Read Electronic Signature Command
The Read Electronic Signature command reads
the Manufacturer and Device Codes and the Block
Locking Status, or the Protection Register.
The Read Electronic Signature command consists
of one write cycle, a subsequent read will output
the Manufacturer Code, the Device Code, the
Block Lock and Lock-Down Status, or the Protec-
tion and Lock Register. See Tables 4, 5 and 6 for
the valid address.
Read CFI Query Command
The Read Query Command is used to read data
from the Common Flash Interface (CFI) Memory
Area, allowing programming equipment or appli-
cations to automatically match their interface to
the characteristics of the device. One Bus Write
cycle is required to issue the Read Query Com-
mand. Once the command is issued subsequent
Bus Read operations read from the Common
Flash Interface Memory Area. See Appendix B,
Common Flash Interface, Tables 24, 25, 26, 27,
28 and 29 for details on the information contained
in the Common Flash Interface memory area.
Block Erase Command
The Block Erase command can be used to erase
a block. It sets all the bits within the selected block
to ’1’. All previous data in the block is lost. If the
block is protected then the Erase operation will
abort, the data in the block will not be changed and
the Status Register will output the error.
Two Bus Write cycles are required to issue the
command.
s
The first bus cycle sets up the Erase command.
s
The second latches the block address in the
internal state machine and starts the Program/
Erase Controller.
If the second bus cycle is not Write Erase Confirm
(D0h), Status Register bits b4 and b5 are set and
the command aborts.
Erase aborts if Reset turns to VIL. As data integrity
cannot be guaranteed when the Erase operation is
aborted, the block must be erased again.
During Erase operations the memory will accept
the Read Status Register command and the Pro-
gram/Erase Suspend command, all other com-
mands will be ignored. Typical Erase times are
given in Table 7, Program, Erase Times and Pro-
gram/Erase Endurance Cycles.
See Appendix C, Figure 18, Block Erase Flow-
chart and Pseudo Code, for a suggested flowchart
for using the Block Erase command.
Chip Erase Command
The Chip Erase command can be used to erase
the entire chip. It sets all of the bits in unprotected
blocks of the memory to ’1’. All previous data is
lost. Two Bus Write operations are required to is-
sue the Chip Erase Command.
s
The first bus cycle sets up the Chip Erase
command.
s
The second confirms the Chip Erase command
and starts the Program/Erase Controller.
The command can be issued to any address. If
any blocks are protected then these are ignored
and all the other blocks are erased. If all of the
blocks are protected the Chip Erase operation ap-
pears to start but will terminate, leaving the data
unchanged. No error condition is given when pro-
tected blocks are ignored.
相關(guān)PDF資料
PDF描述
M50FW080NB1 CAP OXI NIOB 10UF 10V 20% SMD
M50FW080NB1G 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory
M50FW080NB1T CAPACITOR, CASE A, 6.8UF, 10V; Application:Solid; Capacitance:6.8uF; Tolerance, capacitance:20%; Series:NOJ; Voltage, rating:10V; Capacitor dielectric type:Niobium Oxide; Case style:A; Depth, external:1.6mm; Length / Height, RoHS Compliant: Yes
M50FW080NB1TG 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory
M27C512-70XB1 512 Kbit (64K x8) UV EPROM and OTP EPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M28S 制造商:DCCOM 制造商全稱:Dc Components 功能描述:TECHNICAL SPECIFICATIONS OF NPN EPITAXIAL PLANAR TRANSISTOR
M28S_11 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:AUDIO OUTPUT DRIVER AMPLIFIER
M28S05/2000X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
M28S12/1000X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
M28S-B 制造商:MCC 制造商全稱:Micro Commercial Components 功能描述:NPN Silicon Plastic-Encapsulate Transistor