- 您現在的位置：買賣IC網 > PDF目錄384604 > LMX2306 (National Semiconductor Corporation) PLLatinum Low Power Frequency Synthesizer for RF Personal Communications(PLLatinum技術用于射頻個人通訊的低耗頻率合成器) PDF資料下載
參數資料
| 型號： | LMX2306 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | PLLatinum Low Power Frequency Synthesizer for RF Personal Communications(PLLatinum技術用于射頻個人通訊的低耗頻率合成器) |
| 中文描述： | PLLatinum頻率合成器的低功耗射頻個人通信（PLLatinum技術用于射頻個人通訊的低耗頻率合成器） |
| 文件頁數： | 12/19頁 |
| 文件大小： | 300K |
| 代理商： | LMX2306 |
1.0 Functional Description
(Continued)
TABLE 5. FastLock Decoding
FastLock Status
F[8]
F[9]
F[10]
N[19]
(Note 7)
1 (Note 7)
1
1 (Note 7)
1
FastLock State
FastLock Mode
#
1
FastLock Mode
#
2
FastLock Mode
#
3
FastLock Mode
#
4
1
1
1
1
0
0
1
1
0
1
0
1
No Timeout Counter - 1X Divider
Timeout Counter - 1X Divider
No Timeout Counter - 1/4X Divider
Timeout Counter - 1/4X Divider
Note 7:
When the GO bit N[19] is set to one, the part is forced into the high gain mode. When the timeout counter is activated, termination of the counter cycle resets
the GO bit to 0. If the timeout counter is not activated, N[19] must be reprogrammed to zero in order to remove the high gain state. See below for descriptions of each
individual FastLock mode.
There are two techniques of switching in and out of FastLock. To program the device into any of the FastLock modes, the GO bit
N[19] must be set to one to begin FastLock operation. In the first approach, the timeout counter can be used (FastLock 2 and 4)
to stay in FastLock mode for a programmable number of phase detector reference cycles (up to 63) and then reset the GO bit
automatically. In the second approach (FastLock 1 and 3) without the timeout counter, the PLL will remain in FastLock mode until
the user resets the GO bit via the MICROWIRE serial bus. Once the GO bit is set to zero by the timeout counter or by MICROW-
IRE, the PLL will then return to normal operation. This transition does not effect the charge on the loop filter capacitors and is en-
acted synchronous with the charge pump output. This creates a nearly seamless transition between FastLock and standard
mode.
FastLock Mode 1
In this mode, the output level of the FL
o
is programmed in a low state while the ICP
o
is in the 4x state. The
device remains in this state until a command is received, resetting the N[19] bit to zero. Programming N[19]
to zero will return the device to normal operation
*
., i.e., ICP
o
= 1x and FL
o
returned to TRI-STATE.
FastLock Mode 2
Identical to mode 1, except the switching of the device out of FastLock is controlled by the Timeout counter.
The device will remain in FastLock until the timeout counter has counted down the appropriate number of
phase detector cycles, at which time the PLL returns to normal operation
*
.
FastLock Mode 3
This mode is similar to mode 1 in that the output level of the FL
is low and the ICP
is switched to the 4x state.
Additionally, the R and N divide ratios are reduced by one fourth during the transient, resulting in a 16x im-
proved gain. As in mode 1, the device remains in this state until a MICROWIRE command is received, reset-
ting the N[19] bit to zero and returning the device to normal operation
*
.
FastLock Mode 4
Identical to mode 3, except the switching of the device out of FastLock is controlled by the Timeout counter.
The device will remain in FastLock until the timeout counter has counted down the appropriate number of
phase detector cycles, at which time the PLL returns to normal operation
*
.
*
Normal Operation
FastLock Normal Operation is defined as the device being in low current mode and standard divider values.
DS100127-8
L
www.national.com
12
相關PDF資料 |
PDF描述 |
|---|---|
| LMX2322 | PLLatinumTM 2.0 GHz Frequency Synthesizer for RF Personal Communications |
| LMX2332LSLDX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2330LSBX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2330LSLDX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2331LSLDX | PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LMX2306_04 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications |
| LMX2306LBX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FREQUENCY SYNTHESIZER|BICMOS|LLCC|16PIN|PLASTIC |
| LMX2306SLBX | 制造商:Texas Instruments 功能描述:PLL Frequency Synthesizer Single 25MHz to 550MHz 16-Pin LAM CSP T/R |
| LMX2306SLBX/NOPB | 功能描述:IC FREQ SYNTH 16LAMINATE CSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| LMX2306TM | 制造商:Texas Instruments 功能描述:PLL Frequency Synthesizer Single 25MHz to 550MHz 16-Pin TSSOP Rail 制造商:Texas Instruments 功能描述:550MHZ SINGLE PLL 2306 TSSOP16 |
發(fā)布緊急采購，3分鐘左右您將得到回復。