- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224103 > K4B4G0846B-MCF80 512M X 8 DDR DRAM, 0.3 ns, PBGA78 PDF資料下載
參數(shù)資料
| 型號： | K4B4G0846B-MCF80 |
| 元件分類： | DRAM |
| 英文描述： | 512M X 8 DDR DRAM, 0.3 ns, PBGA78 |
| 封裝： | HALOGEN FREE AND ROHS COMPLIANT, FBGA-78 |
| 文件頁數(shù)： | 10/59頁 |
| 文件大?。?/td> | 1079K |
| 代理商： | K4B4G0846B-MCF80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
Page 18 of 59
Rev. 1.0 March 2009
DDP 4Gb DDR3 SDRAM
K4B4G0446B
K4B4G0846B
9.0 AC and DC Output Measurement Levels
9.1 Single Ended AC and DC Output Levels
[ Table 14 ] Single Ended AC and DC output levels
Note : 1. The swing of +/-0.1 x VDDQ is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40
and an effective test load of 25
to VTT=VDDQ/2.
9.2 Differential AC and DC Output Levels
[ Table 15 ] Differential AC and DC output levels
Note : 1. The swing of +/-0.2xVDDQ is based on approximately 50% of the static singel ended output high or low swing with a driver impedance of 40
and an effective test load of 25
to VTT=VDDQ/2 at each of the differential outputs.
9.3 Single Ended Output Slew Rate
With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC)
for single ended signals as shown in Table 16 and figure 6.
[ Table 16 ] Single Ended Output slew rate definition
Note : Output slew rate is verified by design and characterization, and may not be subject to production test.
[ Table 17 ] Single Ended Output slew rate
Description : SR : Slew Rate
Q : Query Output (like in DQ, which stands for Data-in, Query-Output
se : Singe-ended Signals
For Ron = RZQ/7 setting
Symbol
Parameter
DDR3-800/1066/1333/1600
Units
Notes
VOH(DC) DC output high measurement level (for IV curve linearity)
0.8 x VDDQ
V
VOM(DC) DC output mid measurement level (for IV curve linearity)
0.5 x VDDQ
V
VOL(DC) DC output low measurement level (for IV curve linearity)
0.2 x VDDQ
V
VOH(AC) AC output high measurement level (for output SR)
VTT + 0.1 x VDDQ
V1
VOL(AC) AC output low measurement level (for output SR)
VTT - 0.1 x VDDQ
V1
Symbol
Parameter
DDR3-800/1066/1333/1600
Units
Notes
VOHdiff(AC)
AC differential output high measurement level (for output SR)
+0.2 x VDDQ
V1
VOLdiff(DC)
AC differential output low measurement level (for output SR)
-0.2 x VDDQ
V1
Description
Measured
Defined by
From
To
Single ended output slew rate for rising edge
VOL(AC)
VOH(AC)
VOH(AC)-VOL(AC)
Delta TRse
Single ended output slew rate for falling edge
VOH(AC)
VOL(AC)
VOH(AC)-VOL(AC)
Delta TFse
Parameter
Symbol
DDR3-800
DDR3-1066
DDR3-1333
DDR3-1600
Units
Min
Max
Min
Max
Min
Max
Min
Max
Single ended output slew rate
SRQse
2.5
5
2.5
5
2.5
5
TBD
5
V/ns
VOH(AC)
VOL(AC)
delta
TRse
delta
TFse
Figure 6. Single Ended Output Slew Rate definition
VTT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4E640411D-TC500 | 16M X 4 EDO DRAM, 50 ns, PDSO32 |
| K4F640411C-TC500 | 16M X 4 FAST PAGE DRAM, 50 ns, PDSO32 |
| K4F640412C-JC450 | 16M X 4 FAST PAGE DRAM, 45 ns, PDSO32 |
| K4T1G044QC-ZCLE6 | 256M X 4 DDR DRAM, 0.45 ns, PBGA60 |
| K4T56163QI-ZLD50 | 16M X 16 SYNCHRONOUS DRAM, 0.5 ns, PBGA84 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4B4G0846B-MCH9 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDP 4Gb B-die DDR3 SDRAM Specification |
| K4B4G0846D-BCK0000 | 制造商:Samsung Semiconductor 功能描述: |
| K4B4G1646B-HCH9000 | 制造商:Samsung Semiconductor 功能描述: |
| K4B4G1646B-HCK000 | 制造商:Samsung Semiconductor 功能描述: |
| K4B4G1646B-HCK0000 | 制造商:Samsung 功能描述:DDR SGRAM X16 TSOP2 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。