參數(shù)資料
型號(hào): HB52RF329E2
廠商: Hitachi,Ltd.
英文描述: 256 MB Registered SDRAM DIMM(256 MB 寄存同步DRAM DIMM)
中文描述: 注冊(cè)使用256 MB SDRAM的內(nèi)存(256 MB的寄存同步的DRAM內(nèi)存)
文件頁數(shù): 52/64頁
文件大小: 869K
代理商: HB52RF329E2
HB52RF329E2-75F
52
Initialization sequence:
When 200
μ
s or more has past after the above power-up sequence, all banks must
be precharged using the precharge command (PALL). After t
RP
delay, set 8 or more auto refresh commands
(REF). Set the mode register set command (MRS) to initialize the mode register. We recommend that by
keeping DQMB to High, the output buffer becomes High-Z during Initialization sequence, to avoid DQ bus
contention on memory system formed with a number of device.
Stabilization time:
The PLL requires a stabilization time to achieve phase lock of the feedback signal to the
reference signal. This stabilization time is required following power-up. So this SDRAM module needs
dammy cycle for 50
μ
s after power-up.
V
CC
Power up sequence
Initialization sequence
100
μ
s
0 V
Low
Low
Low
CKE, DQMB
CK
S
, DQ
200
μ
s
Power stabilize
相關(guān)PDF資料
PDF描述
HB52RF648DC-B 512 MB Unbuffered SDRAM S.O.DIMM 64-Mword 】 64-bit, 133/100 MHz Memory Bus, 2-Bank Module (16 pcs of 32 M 】 8 components) PC133/100 SDRAM
HB52RD648DC-B 512 MB Unbuffered SDRAM S.O.DIMM 64-Mword 】 64-bit, 133/100 MHz Memory Bus, 2-Bank Module (16 pcs of 32 M 】 8 components) PC133/100 SDRAM
HB52RF649DC 512MB Unbuffered SDRAM S.O.DIMM
HB52RD649DC-A6B 512MB Unbuffered SDRAM S.O.DIMM
HB52RD649DC-A6BL 512MB Unbuffered SDRAM S.O.DIMM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HB52RF329E2-75F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module
HB52RF648DC-75B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module
HB52RF648DC-75BL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module
HB52RF648DC-B 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512 MB Unbuffered SDRAM S.O.DIMM 64-Mword 】 64-bit, 133/100 MHz Memory Bus, 2-Bank Module (16 pcs of 32 M 】 8 components) PC133/100 SDRAM
HB52RF649DC 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Unbuffered SDRAM S.O.DIMM