- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2064 > ADCMP563BRQ (Analog Devices Inc)IC COMPARATOR ECL DUAL 16QSOP PDF資料下載
參數(shù)資料
| 型號： | ADCMP563BRQ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/16頁 |
| 文件大小： | 0K |
| 描述： | IC COMPARATOR ECL DUAL 16QSOP |
| 產(chǎn)品變化通告： | Product Discontinuation 05/Apr/2012 |
| 標(biāo)準(zhǔn)包裝： | 98 |
| 類型： | 帶鎖銷 |
| 元件數(shù)： | 2 |
| 輸出類型： | 補充型，差分，ECL，開路發(fā)射極 |
| 電壓 - 電源，單路/雙路(±)： | ±4.75 V ~ 5.25 V |
| 電壓 - 輸入偏移（最小值）： | 2mV @ -5.2V，5V |
| 電流 - 輸入偏壓（最小值）： | 3µA @ -5.2V，5V |
| 電流 - 輸出（標(biāo)準(zhǔn)）： | 30mA |
| 電流 - 靜態(tài)（最大值）： | 5mA，25mA |
| CMRR, PSRR（標(biāo)準(zhǔn)）： | 80dB CMRR，85dB PSRR |
| 傳輸延遲（最大）： | 0.83ns |
| 磁滯： | ±1mV |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 安裝類型： | 表面貼裝 |
| 包裝： | 管件 |
| 配用： | EVAL-ADCMP563BRQZ-ND - BOARD EVALUATION ADCMP563BRQZ |
ADCMP563/ADCMP564
Rev. C | Page 6 of 16
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
04650-
0-
002
ADCMP563
BRQ
TOP VIEW
(Not to Scale)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
–INA
+INA
QA
GND
VEE
LEA
–INB
+INB
QB
GND
VCC
LEB
Figure 5. ADCMP563 16-Lead QSOP
Pin Configuration
04650-
0-
012
ADCMP564
BRQ
TOP VIEW
(Not to Scale)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
–INA
QA
GND
VEE
LEA
GND
+INA
HYSA
–INB
QB
GND
VCC
LEB
GND
+INB
HYSB
Figure 6. ADCMP564 20-Lead QSOP
Pin Configuration
04650-
0
-027
ADCMP563
BCP
TOP VIEW
(Not to Scale)
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
–INA
VCC LEB LEB GND
VEE LEA LEA GND
+INA
+INB
QB
–INB
QA
QB
PIN1
NOTES:
1. THE EXPOSED PAD SHOULD BE EITHER
CONNECTED TO VEE OR LEFT FLOATING.
Figure 7. ADCMP563 16-Lead LFCSP
Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
ADCMP563
16-Lead
QSOP
ADCMP563
16-Lead
LFCSP
ADCMP564
20-Lead
QSOP
Mnemonic
Function
1
GND
Analog Ground.
1
11
2
QA
One of Two Complementary Outputs for Channel A. QA is logic high if the
analog voltage at the noninverting input is greater than the analog voltage
at the inverting input (provided the comparator is in compare mode). See
the description of the LEA pin for more information.
2
12
3
QA
One of Two Complementary Outputs for Channel A. QA is logic low if the
analog voltage at the noninverting input is greater than the analog voltage
at the inverting input (provided the comparator is in compare mode). See
the description of the LEA pin for more information.
3
13
4
GND
Analog Ground.
4
14
5
LEA
One of Two Complementary Inputs for Channel A Latch Enable. In compare
mode (logic high), the output tracks change at the input of the comparator.
In latch mode (logic low), the output reflects the input state just prior to the
comparator being placed in the latch mode. LEA must be driven in
conjunction with LEA. If left unconnected, the comparator defaults to
compare mode.
5
15
6
LEA
One of Two Complementary Inputs for Channel A Latch Enable. In compare
mode (logic low), the output tracks change at the input of the comparator.
In latch mode (logic high), the output reflects the input state just prior to the
comparator being placed in the latch mode. LEA must be driven in
conjunction with LEA. If left unconnected, the comparator defaults to
compare mode.
6
16
7
VEE
Negative Supply Terminal.
7
1
8
INA
Inverting Analog Input of the Differential Input Stage for Channel A. The
Inverting A input must be driven in conjunction with the Noninverting A input.
8
2
9
+INA
Noninverting Analog Input of the Differential Input Stage for Channel A. The
Noninverting A input must be driven in conjunction with the Inverting A input.
10
HYSA
Programmable Hysteresis Input.
11
HYSB
Programmable Hysteresis Input.
9
3
12
+INB
Noninverting Analog Input of the Differential Input Stage for Channel B. The
Noninverting B input must be driven in conjunction with the Inverting B input.
10
4
13
INB
Inverting Analog Input of the Differential Input Stage for Channel B. The
Inverting B input must be driven in conjunction with the Noninverting B input.
11
5
14
VCC
Positive Supply Terminal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADCMP565BP | IC COMP DUAL ULTRA-FAST 20-PLCC |
| ADCMP566BCPZ | IC COMP DUAL ULTRA-FAST 32LFCSP |
| ADCMP567BCPZ | IC COMP DUAL ULTRA-FAST 32LFCSP |
| ADCMP573BCPZ-WP | IC COMPARATOR PECL 3.3-5 16LFCSP |
| ADCMP580BCPZ-R2 | IC COMPARATOR CML UFAST 16-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADCMP563BRQZ | 功能描述:IC COMPARATOR ECL DUAL 16QSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:帶電壓基準(zhǔn) 元件數(shù):4 輸出類型:開路漏極 電壓 - 電源，單路/雙路(±):2.5 V ~ 11 V，±1.25 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:10mV @ 5V 電流 - 輸入偏壓（最小值）:- 電流 - 輸出（標(biāo)準(zhǔn)）:0.015mA @ 5V 電流 - 靜態(tài)（最大值）:8.5µA CMRR, PSRR（標(biāo)準(zhǔn)）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:- 磁滯:- 工作溫度:0°C ~ 70°C 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 安裝類型:表面貼裝 包裝:管件 產(chǎn)品目錄頁面:1386 (CN2011-ZH PDF) |
| ADCMP564 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual High Speed ECL Comparators |
| ADCMP564BRQ | 功能描述:IC COMPARATOR ECL DUAL HS 20QSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，推挽式，滿擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標(biāo)準(zhǔn)）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標(biāo)準(zhǔn)）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類型:表面貼裝 包裝:管件 其它名稱:Q3554586 |
| ADCMP564BRQZ | 功能描述:IC COMPARATOR ECL DUAL HS 20QSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，開路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標(biāo)準(zhǔn)）:84mA @ 5V 電流 - 靜態(tài)（最大值）:120µA CMRR, PSRR（標(biāo)準(zhǔn)）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
| ADCMP565 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Ultrafast Voltage Comparator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。