- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3775 > PCA9506DGG,512 (NXP Semiconductors)IC I/O EXPANDER I2C 40B 56TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | PCA9506DGG,512 |
| 廠商： | NXP Semiconductors |
| 文件頁(yè)數(shù)： | 4/34頁(yè) |
| 文件大小： | 0K |
| 描述： | IC I/O EXPANDER I2C 40B 56TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | I²C Bus Fundamentals |
| 特色產(chǎn)品： | NXP - I2C Interface |
| 標(biāo)準(zhǔn)包裝： | 35 |
| 接口： | I²C |
| 輸入/輸出數(shù)： | 40 |
| 中斷輸出： | 是 |
| 頻率 - 時(shí)鐘： | 400kHz |
| 電源電壓： | 2.3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-TFSOP（0.240"，6.10mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 56-TSSOP |
| 包裝： | 管件 |
| 包括： | POR |
| 產(chǎn)品目錄頁(yè)面： | 824 (CN2011-ZH PDF) |
| 其它名稱： | 568-3354-5 935280798512 PCA9506DGG |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)
PCA9505_9506
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 4 — 3 August 2010
12 of 34
NXP Semiconductors
PCA9505/06
40-bit I2C-bus I/O port with RESET, OE and INT
7.3.4 IOC0 to IOC4 - I/O Configuration registers
These registers configure the direction of the I/O pins.
Cx[y] = 0: The corresponding port pin is an output.
Cx[y] = 1: The corresponding port pin is an input.
Where ‘x’ refers to the bank number (0 to 4); ‘y’ refers to the bit number (0 to 7).
7.3.5 MSK0 to MSK4 - Mask interrupt registers
These registers mask the interrupt due to a change in the I/O pins configured as inputs.
‘x’ refers to the bank number (0 to 4); ‘y’ refers to the bit number (0 to 7).
Mx[y] = 0: A level change at the I/O will generate an interrupt if IOx_y defined as input
(Cx[y] in IOC register = 1).
Mx[y] = 1: A level change in the input port will not generate an interrupt if IOx_y defined
as input (Cx[y] in IOC register = 1).
7.4 Power-on reset
When power is applied to VDD, an internal Power-On Reset (POR) holds the PCA9505/06
in a reset condition until VDD has reached VPOR. At that point, the reset condition is
released and the PCA9505/06 registers and I2C-bus state machine will initialize to their
default states. Thereafter, VDD must be lowered below 0.2 V to reset the device.
7.5 RESET input
A reset can be accomplished by holding the RESET pin LOW for a minimum of tw(rst). The
PCA9505/06 registers and I2C-bus state machine will be held in their default states until
the RESET input is once again HIGH.
Table 7.
IOC0 to IOC4 - I/O Configuration registers (address 18h to 1Ch) bit description
Legend: * default value.
Address
Register
Bit
Symbol
Access
Value
Description
18h
IOC0
7 to 0
C0[7:0]
R/W
1111 1111*
I/O Configuration register bank 0
19h
IOC1
7 to 0
C1[7:0]
R/W
1111 1111*
I/O Configuration register bank 1
1Ah
IOC2
7 to 0
C2[7:0]
R/W
1111 1111*
I/O Configuration register bank 2
1Bh
IOC3
7 to 0
C3[7:0]
R/W
1111 1111*
I/O Configuration register bank 3
1Ch
IOC4
7 to 0
C4[7:0]
R/W
1111 1111*
I/O Configuration register bank 4
Table 8.
MSK0 to MSK4 - Mask interrupt registers (address 20h to 24h) bit description
Legend: * default value.
Address
Register
Bit
Symbol
Access
Value
Description
20h
MSK0
7 to 0
M0[7:0]
R/W
1111 1111*
Mask Interrupt register bank 0
21h
MSK1
7 to 0
M1[7:0]
R/W
1111 1111*
Mask Interrupt register bank 1
22h
MSK2
7 to 0
M2[7:0]
R/W
1111 1111*
Mask Interrupt register bank 2
23h
MSK3
7 to 0
M3[7:0]
R/W
1111 1111*
Mask Interrupt register bank 3
24h
MSK4
7 to 0
M4[7:0]
R/W
1111 1111*
Mask Interrupt register bank 4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA9505DGG,112 | IC I/O EXPANDER I2C 40B 56TSSOP |
| ATTINY13-20MUR | IC MCU AVR 1K FLASH 10MHZ 20MLF |
| 5-530520-1 | CONT.HIGH CURRENT L.P. |
| 5-583875-6 | TWIN LEAF CONTACT |
| ATTINY861A-SUR | MCU AVR 8KB FLASH 20MHZ 20SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD549LH | 制造商:Analog Devices 功能描述:OP AMP U-LOW BIAS TO-99-8 549 |
| AD549LH/+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier |
| AD549LHZ | 功能描述:IC OPAMP GP 1MHZ LP 20MA TO99-8 RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:Topgate™ 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| AD549LHZ | 制造商:Analog Devices 功能描述:IC, OP-AMP, 1MHZ, 3V/ us, TO-99-8 |
| AD549S | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Input Bias Current Operational Amplifier |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。