參數(shù)資料
型號: 935238470112
廠商: NXP SEMICONDUCTORS
元件分類: 總線收發(fā)器
英文描述: LVC/LCX/Z SERIES, 16 1-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48
封裝: 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48
文件頁數(shù): 2/25頁
文件大?。?/td> 188K
代理商: 935238470112
2003 Jan 30
10
Philips Semiconductors
Product specication
16-bit bus transceiver with direction pin; 5 V tolerant
(3-state)
74LVC16245A;
74LVCH16245A
AC CHARACTERISTICS
GND = 0 V; tr =tf ≤ 2.5 ns.
Note
1. Typical values are measured at VCC = 3.3 V and Tamb =25 °C.
AC WAVEFORMS
SYMBOL
PARAMETER
TEST CONDITIONS
MIN.
TYP.
MAX.
UNIT
WAVEFORMS
VCC (V)
Tamb = 40 to +85 °C
tPHL/tPLH
propagation delay nAn to nBn;
nBn to nAn
see Figs 6 and 8
1.2
13.0
ns
2.7
1.5
5.5
ns
3.0 to 3.6
1.5
3.0(1)
4.5
ns
tPZH/tPZL
3-state output enable time nOE
to nAn; nOE to nBn
see Figs 7 and 8
1.2
15.0
ns
2.7
1.5
7.1
ns
3.0 to 3.6
1.5
4.0(1)
6.1
ns
tPHZ/tPLZ
3-state output disable time nOE
to nAn; nOE to nBn
see Figs 7 and 8
1.2
11.0
ns
2.7
1.5
6.6
ns
3.0 to 3.6
1.5
4.0(1)
5.6
ns
handbook, halfpage
MNA477
nAn, nBn
input
nBn, nAn
output
tPHL
tPLH
GND
VI
VM
VOH
VOL
Fig.6 The input (nAn, nBn) to output (nBn, nAn) propagation delays.
VOL and VOH are typical output voltage drop that occur with the output load.
VCC
VM
INPUT
VI
tr =tf
1.2 V
0.5
× VCC VCC
≤ 2.5 ns
2.7 V
1.5 V
2.7 V
≤ 2.5 ns
3.0 to 3.6 V
1.5 V
2.7 V
≤ 2.5 ns
相關(guān)PDF資料
PDF描述
935272020125 LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO5
935268675115 LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO5
935272029125 LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PDSO5
935266681115 LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PDSO5
935272239112 AVC SERIES, 20 1-BIT DRIVER, TRUE OUTPUT, PDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935241-0001 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述:
935241-1 制造商:DIGITRAN 功能描述: 制造商:DTRAN 功能描述:
935245650125 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R
935248-90 制造商:JANCO 功能描述:935248-90
9-3525-012 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E