- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372303 > ST52F514F3M6 IC MAX 7000 CPLD 256 256-FBGA PDF資料下載
參數(shù)資料
| 型號： | ST52F514F3M6 |
| 英文描述： | IC MAX 7000 CPLD 256 256-FBGA |
| 中文描述： | 微控制器 |
| 文件頁數(shù)： | 20/106頁 |
| 文件大小： | 648K |
| 代理商： | ST52F514F3M6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
ST52F510/F513/F514
20/106
3 ADDRESSING SPACES
ST52F510/F513/F514
addressing spaces:
I
Register File
I
Program/Data Memory
has
six
separate
I
Stacks
I
Input Registers
I
Output Registers
I
Configuration Registers
Each space is addressed by a load type instruction
that indicatesthe source and thedestination space
in the mnemonic code (see Figure 3.1).
3.1 Memory Interface
The read/write operation in the space addresses
are managed by the Memory Interface, which can
recognize the type of memory addressed and set
the appropriateaccess time and mode.
In addition, the Memory Interface manages the In
Application Programming (IAP) functions in Flash
devices like writing cycle and memory write
protection.
Figure 3.1 Addressing Spaces
3.2 Register File
The Register File consists of up to 256 general
purpose 8-bit RAM locations called “registers” in
order to recall the functionality.
The Register Fileexchanges datawith all theother
addressing spaces and is used by the ALU to
perform all the arithmetic and logic instructions.
These instructions have any Register File address
as operands.
Data canbemoved from one location to another by
using the LDRR instruction; see further ahead for
information on the instruction used to move data
between
the
Register
addressing spaces.
File
and
the
other
3.3 Program/Data Memory
The Program/Data Memory consists of both non-
volatile memory (Flash, EEPROM) and RAM
memory benches.
Non-volatile memory (NVM) is mainly used to store
the user program and can also be used to store
permanent data (constant, look-up tables).
Each RAM bench consists of 128/256 locations
used to store run-time user data. At least one
bench is presentin the devices. RAM benches are
also used to implement both System and User
Stacks.
CU
DPU
ALU
PERIPHERAL
BLOCK
REGISTER FILE
INPUT REGISTERS
NON VOLATILE MEMORY
RAM BANKS
AND STACKS
PROGRAM/DATA MEMORY
STFive CORE
ON CHIP PERIPHERALS
OUTPUT
REGISTERS
CONFIGURATION
REGISTERS
PERIPHERAL
BLOCK
PERIPHERAL
BLOCK
LDER
LDRE
LDRI
LDCE
LDCR
DECISION
PROCESSOR
REGISTERS
LDFR
LDPE
LDPR
LDCNF
PROGRAM
COUNTER
PGSETR
GETPG
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST52F514G0B6 | IC MAX 7000 CPLD 256 256-FBGA |
| ST52F514G0M6 | IC MAX 7000 CPLD 64 100-TQFP |
| ST52F514G1B6 | IC MAX 7000 CPLD 64 100-TQFP |
| ST52F514G1M6 | IC MAX 7000 CPLD 64 44-PLCC |
| ST52F514G3B6 | IC MAX 7000 CPLD 64 44-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST52F514FMB6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514FMM6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI |
| ST52F514G0B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST52F514G0M6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| ST52F514G1B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。